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ABSTRACT 
In this report, CMOS 0-latch with and without open faults are designed. 
Schematics and layout are simulated using Cadence Spectre. The process parameter 
used in design is Technology AMJ06. The results obtained from the simulation are 
observed for both cases (with open and without open fault). It is proven that there are 
certain open locations in CMOS 0-latch could not be detected instantly. This is where 
the purpose of designing the OFT comes in. OFT circuitry is added to the 0-Jatch to 
create voltage competition in the circuit. With OFT circuitry implemented in the 0-
latch, the open fault can be detected easily. From observation, the output at the 
memory state is flipped during testing. The layout for 0-latch with added OFT 
circuitry is also included. 
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